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An Improved Stray Capacitance Model for Inductors
Zhan Shen, Student Member, IEEE, Huai Wang, Senior Member, IEEE, Yanfeng Shen, Member, IEEE,
Zian Qin, Member, IEEE, and Frede Blaabjerg, Fellow, IEEE
Abstract—This paper proposes an improved analytical stray
capacitance model for inductors. It considers the capacitances
between the winding and the central limb, side limb, and yoke
of the core. The latter two account for a significant proportion
of the total capacitance with the increase of the core window
utilization factor. The potential of the floating core/shield is
derived analytically, which enables the model to apply not only
for the grounded core/shield, but also for the floating core/shield
cases. Based on the improved model, an analytical optimization
method for the stray capacitance in inductors is proposed.
Moreover, a global Pareto optimization is carried out to identify
the trade-offs between the stray capacitance and ac resistance in
the winding design. Finally, the analysis and design are verified
by finite element method (FEM) simulations and experimental
results on a 100 kHz dual active bridge (DAB) converter.
Index Terms—Inductor, Stray capacitance, Core/shield-related
capacitance, Optimization, Dual active bridge converter.
I. INTRODUCTION
The stray capacitance of inductors arises more and more
attention with the increasing operation frequency of power
electronic converters. It changes the impedance of inductors
significantly in the high-frequency range and therefore limits
their operation frequency. It also leads to an inrush charging
current and high-frequency oscillations in the circuit, which
results in higher EMI and lower efficiency [1]. For instance,
the realization of zero-voltage switching (ZVS) turn on of
MOSFETs requires a certain amount of switching current to
charge/discharge the output capacitances of MOSFETs within
the deadtime interval [2]. However, it also leads to high-
frequency current oscillations due to the parasitic capacitance.
Therefore, an analytical stray capacitance model of inductors
is essential to limiting its impact by design of the parasitics.
A typical equivalent circuit model of the inductor consists
of the inductance L, stray capacitance Cind, equivalent mag-
netic loss resistance Rp, and equivalent ac resistance Rs,
as illustrated in Fig. 1(a). An accurate model of the stray
capacitance Cind requires solving the capacitance network,
which includes the capacitance for the intra-winding CwwT
and the capacitance between the winding and core/shield
CcwT, as shown in Fig. 1(b). There is mature research on the
analytical models of CwwT of the single-layer windings [3–5],
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multi-layer and multi-section windings [6, 7], and multiple
windings of the transformer or EMI chokes [8–13]. In [14], a
detailed review is conducted to compare them.
The models in [5, 8–12] do not consider the core/shield-
related capacitance CcwT, which is valid when the distance
between the winding and core/shield is long enough. In other
cases, e.g., when the winding winds directly on the core [3, 4,
15], or the area of the core window is limited and the winding
utilization factor is high [16, 17], or in planar magnetics the
winding is not only very close but also has the large facing area
to the core [18], CcwT makes a considerable contribution to
the total capacitance. Moreover, the shield-related capacitance
could be significant due to the large facing area between the
winding and shield. For instance, the flux band is wrapped
around the magnetics to reduce the stray flux and shield the
electromagnetic interference (EMI); and the Faraday shield
is inserted between the primary and secondary windings to
suppress the capacitive coupling in the insulation transformer.
Those common practices add the shield-related capacitance to
the total stray capacitance.
The finite element method (FEM) is usually with a higher
accuracy compared to analytical models, especially for com-
plex winding and core configurations. A 2D FEM model is
used in [19] to obtain a lumped note-to-node capacitance
network, including the capacitance between the winding and
core. The 3D FEM model proposed in [20] results in a better
field distribution and more accurate solution compared to the
2D FEM model. The analytical model, on the other hand,
is time-efficient and suitable for the model-based design and
optimization. A recent advance in [5] gives an analytical
model through the curve fitting of a set of FEM simulations
of the standard cells. The intra-winding capacitance of the
single layer air core inductance is calculated. It shows a
significant error reduction compared to the field-analysis-based
analytical results, and is extendable to multi-layer winding
structures. However, there is no systematic research on the
analytical modeling of core/shield-related capacitance CcwT.
Four further issues need to be overcome:
a) How to extract the equivalent capacitance Cind with a
floating core/shield? Generally, there are three methods to
solve Cind from a capacitance network. Firstly, if the core
or shield is grounded, its voltage potential Uc is known, and
Cind is obtained through the energy method [7, 21]. Secondly,
if the core or shield is floating, Uc and the total energy are
then unknown. However, the circuit analysis can be used if
the structure is two-directional symmetrical [3, 4, 15]. For
instance, in Fig. 1(b), the cross-section of the inductor is
naturally symmetrical with axis ξ1. If the number of layers
p is 1, the two end ports of the winding have the identical
position with each other and have an additional symmetry axis
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(b) The cross section of an ETD core inductor. Ccw1, Ccw2, Ccw3, 
and CwwT are the central-limb, side limb, yoke, and intra-
winding capacitance, respectively, the former three Ccwi 
constitute the core-related capacitance CcwT.
(a) Equivalent circuit model. (c) The top view with the corresponding energy 
storage area: A1 to A4. Ccw1, Ccw2, Ccw3, and CwwT are 
related to area A1, A2, A3, and A4, respectively.
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Fig. 1. Stray capacitance model of an inductor: the equivalent circuit model and the capacitance distribution in a detailed structure.
ξ2. Uc is then located in the middle of the potential of the two
ports U1 and UN , which is (U1 +UN )/2. Cind is then solved
using the circuit analysis method. Exceptions are in [16, 17],
where the circuit analysis is performed for the asymmetrical
structure by neglecting the intra-winding capacitance CwwT. If
the number of layers p is larger than 1, the second symmetry
axis disappears. Uc of the floating core is unknown and the
circuit analysis method is not applicable anymore. The third
method in [18] uses the electric field decomposition (EFD)
and energy approach in two four-step-procedures to extract
the capacitance network. It is further improved with the semi-
analytical method based on multi-layered Green’s function to
deal with irregular and asymmetrical structure. This method
is specifically for the planar transformers and not directly
applicable to winded winding magnetics. The total capacitance
network is considered and programs are used to solve the
matrix due to its complexity. Another contribution of [18] is
that the potential of the floating core is determined in a specific
case when one conductor is 1V and others are 0V. However,
a general expression for the potential of the floating core with
an arbitrary voltage distribution in the winding is still missing.
Until now, there is no general closed-form equation predicting
the capacitance of floating magnetics.
b) Are the existing models for the core/shield-related capac-
itance CcwT integrity? In [7, 21], only the central-core/shield
capacitance Ccw1 is considered. In reality, the side limb and
yoke also surround the winding and contribute to the total stray
capacitance with Ccw2 and Ccw3, respectively, as illustrated
in Fig. 1(b). In [22], the six-capacitance-network is extracted
considering the tank surrounding the winding in all directions.
However, it is for transformers and difficult to be applied
for inductors. The tank is grounded, so its voltage potential
is known, and an analytical solution is derived based on
the energy method. Moreover, the winding capacitance is
neglected due to its small contribution, which is not the case
for inductors.
c) In which scenarios should the core/shield-related capaci-
tance CcwT be considered and how can the application criteria
be quantified?
d) How to optimize the winding design in terms of its
capacitance and ac resistance? Compared with the ac resis-
tance optimization [23–26], there is not much research on the
optimization of winding capacitance, as it is usually performed
by changing the layer insulation distance directly or employing
different winding structures [1, 27]. A systematic method
to reduce or control the total capacitance for the winding
optimization is still missing.
To address the aforementioned four issues, this paper devel-
ops an analytical formula for the parasitic capacitance of in-
ductors considering the core/shield capacitance, and proposes
a method for winding optimization. The derived formula is
generic which considers the side limb and yoke capacitance.
The potential of the core/shield is derived analytically, which
enables the equation applicable to core/shield regardless of
grounded or floating. The formula itself is in closed-form,
and the application criteria are simple. The ETD, P shape
cores, and flux bands are used for the case studies, and the
formula can be extended to other core/shield structures. The
core-related capacitance CcwT is also extracted in both finite
element simulation (FEM) and experimental results, which
are in well agreement with the proposed model. Based on
the model, an analytical optimization method is proposed to
reduce the winding capacitance to the minimum. By changing
the position and layer insulation thickness of the winding,
CcwT of existing inductors can be reduced without affecting
other parameters, such as the ac resistance. Finally, a winding
design flow is presented for the optimization of ac resistance
and capacitance, and it is applied in a case study of the
inductor in a dual active bridge (DAB) converter.
Our previous conference publication in [28] proposes the
core-related capacitance formula and the winding optimiza-
tion method of the inductor. This paper is an expansion
of it by adding the analytical solution for the potential of
the core/shield, the shield-related capacitance, the criteria
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to determine core/shield-related capacitance, the analytical
capacitance optimization, and case studies with experimental
verifications. The rest of the paper is organized as follows. In
Section II, the analytical expression of the stray capacitance of
inductors is derived. The detailed constitution of core/shield-
related capacitance is verified in Section III and the criteria to
determine it are given in Section IV. In Section V, an analyt-
ical capacitance optimization method is proposed. Combined
with the ac resistance optimization, the Pareto optimization for
the winding is also presented. Section VI provides a case study
for the winding design of the inductor in a dual active bridge
converter. The proposed formula and optimization procedure
reduce the current ringing and improve the system efficiency.
Finally, conclusions are drawn in Section VII.
II. WINDING STRAY CAPACITANCE MODELING
A. General Equations
There are four kinds of stray capacitances in an inductor:
the intra-winding capacitance Cww and three capacitances
between the winding and the different core parts, i.e., central
limb capacitance Ccw1, side limb capacitance Ccw2, and
top and bottom yoke capacitance Ccw3. Multiplied by each
coefficients kww, kcw1, kcw2, and kcw3, the product of the
first item is the winding capacitance CwwT, and the sum of
the latter three products is the core-related capacitance CcwT.
Adding them together, the total capacitance of the inductor
Cind seen from the two ports of winding is obtained:
Cind = kww · Cww︸ ︷︷ ︸
CwwT
+ kcw1 · Ccw1 + kcw2 · Ccw2 + kcw3 · Ccw3︸ ︷︷ ︸
CcwT
,
=
∑
kx · Cx,
x = ww, cw1, cw2 and cw3,
(1)
where Cx is inherent capacitances including Cww and Ccwi,
kx is potential coefficient including kww and kcwi. In the
following, the expressions of each part are derived. All the
equations are summarized in Fig. 2 with specific parameter
definitions. Moreover, those equations are also applicable to
the shield-to-winding capacitance.
B. Inherent Capacitances
Generally, the static capacitance reflects the capability of
the structure to store the electrical field energy. The well-
known capacitance models for the parallel plate and coaxial
cylindrical are [29]:
Cx =
{
αx · ε0εx Axdx = αx · ε0εx
2πhxrx
dx
,
αx · ε0εx 2πhxln (1+ dxrx )
,
x = ww, cw1, cw2 and cw3,
(2)
where ε0 and εx are the vacuum and relative permittivity,
respectively, hx and rx are the height and radius of the
structure, respectively, Ax is the area of the plate, dx is
the effective distance between the two plates or cylinders,
αcw is the weighting factor. (2) can model the inherent
capacitance in inductors by assuming that the winding is
winded in order and the facing plate or cylinder is smooth [14].
1) Intra-winding Capacitance Cww: The modeling of the
intra-winding capacitance Cww uses (2) and is given as [7, 14,
30]:
αww = 1, hww = t · de, dww = deff ,
rww = lMLT/(2π), εww =
εwireεtaiso
εwireδt + 2εtδwire
,
(3)
where deff is the effective distance between layers, for
orthogonal winding:
deff = aiso − 0.15di + 0.26(hiso + di), (4)
for orthocylic winding:
deff =

aiso − 0.15di + 0.26(hiso + di) aiso ≥ 2δwire
0.5aiso +
√
a2iso+(hiso+di)
2/4
2 − 0.65di
+0.26(hiso + di) aiso < 2δwire
(5)
εww is the effective permittivity of the series connected tape
and wire coating. Other parameters are defined in Fig. 2,
and are not discussed again here and in the following analysis.
2) Central Limb Capacitance Ccw1: The MnZn ferrite has
a high relative permittivity above 104 in a wide frequency
of range [21, 31]. In the electrostatic analysis, the electric
field distribution and the capacitance behavior of the high
permittivity core are equivalent to a perfect conductor, as
proved in [18]. The core is therefore assumed as a perfect
conductor in the analytical modeling, following [3, 21]. For
NiZn ferrite widely used in radio frequency (RF) applications,
the relativity permittivity is below 100. The perfect core
assumption becomes weak and the accuracy of the analytical
model decreases.
The central limb capacitance Ccw1 is the capacitance be-
tween the first layer of the winding and the central limb. With
a bobbin in between, it is regarded as a series connection of
the air and bobbin filled capacitance, and is calculated by (2)
and:
αcw1 = 1, hcw1 = hc, dcw1 = r2 − r1 + de/2,
rcw1 = r1 + dcw1/2, εcw1 =
εaεbdcw1
εaδb + εb(r2 − r1 − δb)
,
(6)
where hcw2 is the height of the window, dcw1 is the distance
from the inner layer to the core, rcw1 is the distance from the
symmetrical axis to the middle point of the inner layer and
central limb, and εcw1 is the equivalent relative permittivity
of the air and bobbin.
3) Side Limb Capacitance Ccw2: If the number of layers
p increases, the outer radius of the winding r3 is close to the
inner radius of side limb core r4. The side limb capacitance
Ccw2 between them begins to increase and is modeled by (2)
and:
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 hw
 hc
 r1  r2  r3  r4
Central 
limb Bobbin
 rb1 rb2
 hb2
 hb1
 rb3  r5
ξ 1
 δb
 δv
• r1, r4  : the inner and outer radius of the   
               window
• hc      : the height of the window
• r3         : the outer radius of the winding
• de      : the diameter of conductor
• εt, δt   : the thickness and permittivity of the
               insulation tape
• εa          : the permittivity of air
Yoke
 δt
• hc         : the height of the window
• r1, r2  : the inner radius of the window
               and winding
• de         : the diameter of conductor
• εb, δb : the permittivity and thickness of 
               the bobbin in horizontal direction
• εa        : the permittivity of air
Central limb capacitance, 
eq. (2):
Ccw1 = αcw1·ε0εcw1 
2πhcw1  
dcw1
rcw1
Side limb capacitance, 
eq. (2):
Ccw2 = αcw2·ε0εcw2 
2πhcw2rcw2  
dcw2
Yoke capacitance, 
eq. (2):
Ccw3 = αcw3·ε0εcw3 
Acw3  
dcw3
Intra-winding capacitance, 
eq. (2):
Cww = αww·ε0εww 
2πhwwrww 
dww
• Ccw1, Ccw1, Ccw3  : gain from step 2
• p                                     : the number of layers • β           : equals to 1/3 for regular windings,  
               1/4 for flyback windings 
               
• kU        : gain from step 3
• p          : the number of layers
• r1, r2             : the inner radius of the window and winding
• t                       : the number of turns per layer
• de                    : the diameter of conductor w insulation
• di                     : the diameter of conductor w/o insulation
• lMLT          : the mean length per turn of the winding
• εt, δt              : the permittivity and thickness of the insulation tape 
• εwire, δwire  : the permittivity and thickness of wire coating
• aiso, hiso     : the insulation distance between the two bare conductors in  
                      horizontal direction and in vertical direction,  
                      aiso=2δwire+δt , hiso=2δwire
• dww           : Only for orthogonal windings, refer to eq. (5) for 
                       orthocylic windings
2.1
1
2.2
2.3
3 4
5
1 2 3 4 5 Five steps to calculate the inductor stray capacitance Cind
Potential coefficients, 
eq.s (10) and (11) :
Winding Central limb Side limb Yoke 
Insulation 
tape
Side 
limb
Eq. (1):
Floating core potential ratio, 
eq. (B. 7) :
• r1, r2  : the inner radius of the window
               and winding
• r3         : the outer radius of the winding
• hc, hw: the height of the window and 
               winding
• de         : the diameter of conductor
• εb, δv  : the permittivity and thickness
               of the bobbin in vertical 
               direction 
• εa      : the permittivity of air aiso
hiso
δwire
δt
di
 a1  dw  a2
eq.s (3) and (4):
 eq.s (6): eq.s (7) and (8):
eq.s (9):
de
 dc
Fig. 2. Five steps to calculate the total inductor stray capacitance Cind, including the intra-winding capacitance Cll (step 1), central limb capacitance Ccw1
(step 2.1), side limb capacitance Ccw2 (step 2.2), top and bottom yoke capacitance Ccw3 (step 2.3), the definition of each quantity is circuited in related box.
They are related to the top view of their corresponding energy storage area: A4, A1, A2 and A3 in Fig. 1(c), respectively.
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hcw2 = hc, dcw2 = r4 − r3 + de/2,
rcw2 = r3 + dcw2/2, εcw2 =
εaεtdcw2
εaδt + εt(dcw2 − δt)
,
(7)
where hcw2 is the height of the window, dcw2 is the distance
from the outer layer to the side limb core, rcw2 is from the
symmetrical axis to the middle point of the outer layer and
side limb. For an ETD core, there is no bobbin between the
outer winding and side limb. εcw2 is the equivalent permittivity
of the air and outside tape. The side limb of the ETD core
partially surrounds the winding instead of a full circle, as
illustrated in Fig. 1 (c). It is modified by a weighting factor
αcw2 referring to the ERXP model in [32]:
αcw2 ≈ 4r1/(2πr3) ≈ 4r1/(πr1 + πr4). (8)
The weighting factor changes according to different core
structures.
4) Yoke Capacitance Ccw3: The top and bottom yoke
capacitance Ccw3 increases with the number of layers p, and
is calculated by (2) and:
αcw3 = 1, Acw3 ≈ 4r1(r3 − r2),
dcw3 = (hc − hw)/2 + de/2,
εcw3 =
εaεbdcw3
εaδv + εb(hc/2− hw/2− δv)
,
(9)
where dcw3 is the distance from the upper or lower side of
the winding to the yoke, Acw3 is twice of the area A3 in
Fig. 1 (c), and it is approximated by the area in the dot frame
with the side length of 2r1 and (r3−r2), εcw3 is the equivalent
permittivity of the air and inserted bobbin yoke.
C. Potential Coefficients
The inherent capacitances (2) are based on the parallel
plate and coaxial cylinder model. They are values seen
from one layer to another layer or the core, and are with a
unity voltage distribution on each electrode. In reality, the
capacitance value Cind are seen from the two end ports of
the winding as marked U1 and UN in Fig. 3(a), and the
voltage potential is different at each turn of the winding. The
potential coefficients kx transfer the inherent capacitances to
Cind and are introduced below.
1) Intra-winding Coefficient kww: The potential coefficient
for connecting the intra-winding capacitance Cww is given as
[7, 33]:
kww = β(p− 1)(
2
p
)2, (10)
where β depends on the winding direction. It equals to 1/3 for
regular windings, and 1/4 for flyback windings, respectively.
2) Core-related Coefficient kcwi: The core-related coef-
ficient kcwi is obtained through the energy stored in the
Uc
 U1
 
UT
 U2
Ud+Ut
 Ud
 UN
UN-t
UN
UN-t
Ud+pUt
Ud+(p-1)Ut
Ud+(p-1)Ut
Ud+pUt
Uc
ξ 1
(a) Potential distribution in the inductor.
Conductor Number
Core/Shield potential Uc 
Asmp 3:  U1+UN
Range 1: U1 ~ UN
Conductor potential Un 
Range 2: 
 U1+UNU1 ~ 
 U1
 U2
 U3
 UN-1
 UN
(b) Potential assumptions of the core/shield compared with each turn.
Fig. 3. Assumptions of the potential of core/shield. In (a), the winding is
numbered from 1 to N according to the wiring order, the potential of each
turn is from U1 to UN, Ut = UT − U1 is the voltage difference between
the first and last turn in each layer, and Uc is the potential of the core. The
voltage near the arrow is the voltage difference between the related turn to
the core. In (b), Range 1 is the typical range of the core in all cases, Range 2
is based on the assumption that the winding is more close to the central limb
than the side limb, Assumption 3 (Asmp 3) is the final simple assumption.
winding-core-combined system, and the detailed derivation is
given in Appendix A:
kcw1 =
3k2U + 3kU + 1
3p2
,
kcw2 =
3k2U + (6p− 3)kU + (3p2 − 3p+ 1)
3p2
,
kcw3 =
6k2U + 6pkU + (2p
2 − p+ 2)
3p2
,
or kcw3 =
6k2U + 6pkU + (2p
2 − p+ 1)
3p2
,
(11)
where kU is the voltage ratio defined as Ud/Ut, Ud is the
voltage difference between the first turn and the core Ud =
U1−UC in Fig. 3(a). The second kcw3 is for the end winding
in the different direction, and the voltage potential is illustrated
in gray letters. Considering the negligible difference between
the two kcw3, only the former one is used below.
D. Potential of the Floating Core/Shield
The assumptions for the relation of the potential between the
core and each turn are illustrated in Fig. 3(b). In most power
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(a) The equivalent circuit to determine Uc with KCL.
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(b) Potential of the core in Prototypes P1 to P8.
Fig. 4. Determination of the potential of core/shield Uc. In (a), the electrical
field problem of the winding and core system maps to the electrical circuit
problem. Uc is solved by Kirchhoff’s Current Law (KCL). In (b), the ana-
lytical equation of Uc is verified by finite element method (FEM) simulation
results. The simulation is with the same core and winding diameter, but with
the different number of layers p in each case. The potential of the first turn
U1 is 0 V, and the last turn UN is 1 V. In most cases, the potential of the
core is around 0.25 V, which verifies Asmp 3 in Fig. 3(b).
TABLE I
PROTOTYPE WINDING SPECIFICATION OF P1 TO P8
Parameters Value Units
Core type ETD 59/31/22
Core material N97 (MnZn ferrite)
Bobbin type B66398
Number of layers p 1, 2, 3, 4, 5, 8
Turns in one layer t 34
Winding diameter di 1 mm
electronic applications, the inductor core is floating, so Uc is
between U1 and UN. In a normal situation, the winding wraps
directly attached to the bobbin, i.e., r2 = rb2, r2−r1 < r4−r3.
The inner side of the winding is closer to the central limb
core than the outer side winding to the side limb. Uc is more
closer to the potential of the inner side of the winding due to
the smaller distance. Therefore, Uc is limited to U1 < Uc <
(U1 + UN)/2, and a simple assumption is (U1 + UN)/4.
The potential of the core is also derived analytically, based
on the simplified circuit in Fig. 4(a). With the known voltages
of the winding, the potential of the core is calculated with
Kirchhoff’s Current Law:
Uc = U1 +
Ccw1 + (2p− 1)Ccw2 + 2pCcw3
2Ccw1 + 2Ccw2 + 4Ccw3
Ut, (12)
the detailed derivation is illustrated in Appendix B where kU
is derived as (B.7). The equation is under the assumption that
the two pieces of the cores are connected physically and so
that electrically. It is valid when the inductor has a gap in the
central limb or two gaps in side limbs. When the core has
three gaps in all the limbs, the potential of the two pieces of
cores are not the same. It can be derived again followed by
the process in Appendix B.
A series of inductor prototypes are built and simulated,
named P1, P2, P3, P4, P5, and P8 to verify the analytical
results. They are with the same configuration except for the
number of layers p, as in Table I. The simulation is conducted
with the software Finite Element Method Magnetics (FEMM)
[34]. It is with the two-dimensional electrostatics field. The
axisymmetrical cross section of the inductor in Fig. 2 is used
for the simulation, as also shown in Fig. 5 in the case study in
the next section. The step-increased voltage from U1 to UN is
applied to each turn, and the equivalent capacitance is obtained
through the stored electrostatic energy Wsim:
Cind = 2Wsim/(UN − U1)2. (13)
Moreover, unlike Ccw1, the Ccw2 and Ccw3 are not formed by
the full circle of winding and core. A coefficient is introduced
in the 2D simulation to adjust the permittivity in those regions,
as it is applied in [35] to modify the permeability. For region
A2 it is expressed as:
ksim2 = 4r1/(2πr3), (14)
and for region A3 it is expressed as:
ksim3 = 4r1/(πr2 + πr3). (15)
Further, in a FEMM electrostatic field, it is not possible to
set up the conductivity. To obtain the electric field which is
normal to the core surface, a very high relative permittivity
value, i.e., 2 · 105, is set for the core with high conductivity.
It introduces a neglectable error as verified in [18].
Their core potentials are compared in Fig. 4(b). When p
=1, the contributions of kcw2 and kcw3 are negligible, the
core potential Uc is close to 0.5V, which is in the middle
of the two ports. When p ≥ 2, Uc ≈ 0.25V even when p = 8,
which verifies the Assumption 3 in Fig. 3(b) and the analytical
equation (12).
III. MODELING ANALYSIS AND VERIFICATION: TWO
CASES STUDIES
A. Case 1: EE Core Inductor w/o Flux Band
Fig. 5 presents the photo of the prototype P8 and the sim-
ulation results of the prototypes P1, P4, and P8. Fig. 6 shows
the comparative results of the six prototypes with the number
of layers of 1, 2, 3, 4, 5, and 8. The experiment is conducted
with the resonant method using a Keysight impedance analyzer
E4990A [21, 36]. The total capacitance Cind is measured with
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Symmetry axis Bobbin
 U1= 0V
 UN = 1V
 U1+UN
 Ucf8
 Uc1
(a) Prototype P8. (b) P1 (p = 1 layer) simulation.
 Uc8 Uc4
(c) P4 (p = 4 layers) simulation. (d) P8 (p = 8 layers) simulation.
 Ucf1
 Ucf4
A4
A2
A1
A3
Insulation tape
Winding
Core
Fig. 5. The photo of prototype P8 and simulation results of P1, P4 and P8. (a) is the photo of the P8 and (b), (c), and (d) are the simulation results with 1
layer, 4 layers, and 8 layers, respectively. The color of the related core area indicates the potential of the floating cores Uc1, Uc4, and Uc8, which are very
close to the analytical results in Fig. 4(b). A1, A2... Ai are related energy area to calculate Ccwi in Fig. 1(c), the permittivity for simulation in A2 and A3
area are modified with (14) and (15), respectively.
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Fig. 6. The analytical, simulation, and experimental results of the capacitance of the inductor with different numbers of layers p in the floating core situation.
The percentages in (a) indicate the analytical result of (Ccw2 +Ccw3)/CcwT and they are in the two upper bars. The percentages in (b) indicate how much
percentage that the analytical CcwT takes of the measurement result.
the core, while the winding capacitance CwwT is measured
without the core. The core-related capacitance CcwT is then
calculated by subtraction Cind from CwwT.
The Analytical result of Ccwi, the finite element simulation
and measurement results of CcwT for the floating core are
illustrated in Fig. 6(a). The errors among them come from
three aspects. The first is related to the simplification of the
analytical model, which includes the perfect conductive core
assumption, the neglection of the turn-to-turn capacitance, etc.
In reality, the core is with a finite conductivity and permittivity,
and the impact of the grain insulation in the ferrite core
should be considered as well [37]. The equivalent circuit of
the core is frequency-dependent and is modeled as a complex
combination of inductance, capacitance, and resistance in [18,
38]. The electric field induced by the magnetic field stores
energy in the core. It is modeled by a parallel capacitance
added to the winding ports [39]:
Ccore =
εcoreε0
8πN2
, (16)
where l is the magnetic path length, N = pt is the number
of turns. The permittivity of a core material εcore is difficult
to measure and obtain, and it is frequency-dependent. For
the N97 MnZn material, the relative permittivity listed in
[31] under 100 kHz is approximately 2 · 105. Substituting
the geometry parameters of the core into (16), we can obtain
the core capacitance Ccore of the one-layer inductor, which
is 8.5 pF. The original analytical equation calculates a value
of 3.3 pF, which is 42.1% of the measured value 7.4 pF, as
given in Fig. 6. Adding Ccore to the analytical results leads to
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 U1
 UN
 U1+UN
 Ucf
 Ucin Ucin
 Ucout
 Ucout Ucf
(a) Prototype 8f with flux band. (b) Floating flux band. (c) Inner port connects to flux band. (d) Outer port connects to flux band.
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Bobbin
Insulation tape
Winding
Core
Fig. 7. The photo and simulation results of the prototype P8f. (a) is the photo. (b), (c), and (d) are the simulation results of the inductor with floating flux
band, the inner port of the winding connects to the flux band (Ucin = U1), and the outer port connects to the flux band (Ucout = UN), respectively.
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Fig. 8. The analytical, simulation, and experimental results of the prototype P8f. The percentage in (a), (b) and (c) indicate the analytical result of Ccw1/CcwT
and Ccw2/CcwT and Ccw3/CcwT, with increasing darker color, respectively. The percentage in (d), (e) and (f) indicate how much percentage that the analytical
CwwT and CcwT take of the measurement result, respectively.
11.8 pF, which is 1.6 times the measured capacitance. Thus,
the error is still significant with (16). Ccore decreases dramat-
ically and becomes neglectable with the increased number of
layers. The second error stem from the displacement windings,
which is the orthocyclic winding with or without insulation
tape between layers. Compared to the orthogonal winding as
designed, the displacement decreases or increases the intra-
winding capacitance Cww, under different permittivity, wire
radius and wire coating thickness [40]. Thirdly, the dimension
and electrical measurement also contribute errors. The winding
wraps directly on the bobbin, r2 = rb2 and hw = hb2. The
outside diameter of the winding 2r3 and the bobbin 2rb2, and
the height of the bobbin hb2 are measured. The insulation dis-
tance between the two bare conductors in horizontal direction
aiso and in vertical direction hiso are calculated:
aiso =
2r3 − 2rb2
2p
− di,
hiso =
hb2 − di − 2δiso
t− 1
− di.
(17)
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di  (mm) 0.1 0.25 0.5 1.0
1 layer
> 2 layers
(a) ETD 59/31/22 core w/o flux band (b) ETD 59/31/22 core w/ flux band (c) P 30/19 w/o flux band
Fig. 9. The percentage of the core/shield-related to the total inductor capacitance Ccw/Cind, the x-axis indicates the percentage of the winding width dw to
the core width dc. (a) is with ETD 59/31/22 core and different winding diameters di from 0.1 mm to 1.0 mm, (b) is with ETD 59/31/22 core and the flux
band covering the winding and core, (c) is with P 30/19 pot-type core.
The equations assume the evenly distributed turn and insu-
lation distance aiso and hiso, which are difficult to control
especially in the hand-made prototypes. Despite of the three
reasons, the errors between the analytical, FEM and experi-
mental results are within a reasonable range. One exception
occurs at p = 2, the measured capacitance of P2 with the
core is even smaller than that without the core, implying
that the capacitance decreases after assembling the core. The
measurement value is set to be zero there. It is due to the
assumption that the core is a perfect conductor, as is introduced
above. Nevertheless, the variation of the measured value is the
impact of the core circuit, and the affected range is limited.
Ccw1 is the largest when in the single layer winding. Ccw2,
on the other hand, keeps growing with the number of layers p
and dominates CcwT when p is large, despite of a small facing
area compared with Ccw1. Ccw3 grows stably and becomes
significant when p = 8. From the comparison of percentage
of each Ccwi with respect to the total core-related capacitance,
the conventional core/shield capacitance models in [7, 21]
considers the central-limb capacitance Ccw1 only, and they
underestimate the total core-related capacitance. The analytical
CwwT, CcwT, the simulation, and the measurement results
of Cind for the floating core are given in Fig. 6(b). CcwT
takes almost half with the single layer. It drops when p = 2,
and then increases with p. Its percentage with respect to the
measurement result follows the same trend. Therefore, CcwT
is important to be considered with the single layer winding,
or when the winding is close to the side limb. It takes 42.1%
and 13.0% of the total measurement capacitance in each case,
respectively. In other cases, the winding capacitance CwwT is
dominant, and it is not necessarily to consider CcwT.
B. Case 2: EE Core Inductor w/ Flux Band
The flux band is a conductive shield enclosing the magnetics
closely to eliminate the effect of flux leakage and electro-
magnetic interference. It is either floating or grounded for
safety considerations. Prototype P8f with a flux band and its
simulation results are given in Fig. 7. Its core and winding
configurations are the same with prototype P8 in Table I. The
analytical potential of the floating shield is 0.57(U1 + UN),
which is very close to the simulation results Ucf shown in Fig.
7(b). Two cases with the inner or outer port of the winding
connected to the shield are also given, and a comparison is
illustrated in Fig. 8. CcwT of the floating flux band is the
lowest, compared to the case that is connected to the inner
or outer port of the winding. In reality, the shield may be
grounded, and the core may be stick on the heat sink for
cooling and thus is also grounded. The voltage in the total
winding changes according to the ac voltage excitation. The
potential of the core/shield is then located either between or
outside of U1 and UN. The capacitance of the total inductor
changes according to the results shown in Figs. 8(c) and (d). So
the grounding of the shield increases the dynamic capacitance
of the magnetics in those cases.
IV. CRITERIA TO DETERMINE CORE/SHIELD-RELATED
CAPACITANCE
To obtain the criteria for whether to consider the core/shield-
related capacitance, three cases are analyzed and below. Fig. 9
gives an analytical comparison of Ccw/Cind for different cores
(ETD 59/31/22 and P 30/19) with or without a flux band.
The y-axis is the percentage of core/shield-related capacitance
with respect to the total capacitance, while the x-axis is the
percentage of the winding width to the core window width,
which is proportional to the number of layers p. In all cases
for single layer windings, the core/shield-capacitance ratio is
above 60%. It drops dramatically when p ≥ 2 due to the
layer capacitance. After that, the capacitance ratio increases
to between 20% and 100%. The change trend and range of
the capacitance ratio can be extended to other types of cores.
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W/O optimization Sub-opt of Ccw in terms of a1
 eq. (20), Fig. 11(a).
Sub-opt of Cind in terms of a1 and aiso
 eq. (23, 24), Fig. 11(b).
Full-opt of Cind in terms of a1, aiso, p, and Δ  
eq. (23, 24) + 2D design map Fig. 12.
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Fig. 10. Comparison of different sub and full-optimizations. The winding without optimization (a) is directly attached to the bobbin, the sub-optimization of
Ccw (b) moves the overall winding by increase a1 to gain (Ccw)min, the sub-optimization of Cind (c) changes both a1 and aiso to gain (Cind)min in each
(p, 4) case, the full-optimization (d) changes p, 4, a1 and aiso to get the global (Cind)min, the 2D design map optimization refers to [41].
The side limb of the pot core P 30/19 surrounds the whole
winding, which results in a higher capacitance percentage in
Fig. 9.(c) than the ETD core in Fig. 9.(a). The high-frequency
thinner wire also leads to the capacitance percentage increase.
As can be seen from Fig. 9, when Ccw/Cind exceeds 10%,
the neglection of the core-related capacitance Ccw introduces
a significant error when calculating the total stray capacitance
Cind. Therefore, Ccw/Cind ≥ 10% is used as the criteria to
consider the core-related capacitance. As a rule of thumb, from
Fig. 9, those cases include the inductors:
1) with a single layer winding;
2) with a shield;
3) with a window radius direction percentage dw/dc above
50% for E and P type cores.
V. OPTIMIZATION OF WINDING PARASITICS
A. Ac Resistance Optimization
To calculate the ac resistance Rac of the round and Litz
wire, the analytical model in [42] is used due to its extensi-
bility to the analytical winding optimization [23, 26, 41]. It
is:
Rac =RdcFr
=Rdc 4 [
sinh(24) + sin(24)
cosh(24)− cos(24)
+
2
3
(p2Litz − 1)
sinh4− sin4
cosh4+ cos4
],
(18)
where:
Rdc =
4ρNlLMT
kπd2Litz
, pLitz = p
√
k,
4 = (π
4
)0.75
dLitz
δ
√
t
√
kdLitz
hc
,
(19)
dLitz is the strand diameter, k is the number of strands, pLitz is
the effective number of strand layers, Fr is the ac resistance
factor, δ is the skin depth, t is the number of bundles per
layer, hc is the winding height, p is the number of layers.
If p and the frequency f are decided, there is an optimum
winding diameter di yielding a minimum ac resistance [23,
26]. However, p is difficult to determine at the beginning of
winding design. In [41], a design map is used by only taking
the total number of turns N as design input instead of p. It
is used in this paper for the ac resistance optimization. The
detailed procedure is not repeated here due to the focus and
page limitation of the paper.
B. Parasitic Capacitance Optimization
Unlike the ac resistance optimization [23–26], there is no
analytical method for the optimization of winding capacitance.
It is due to the fact that the total capacitance Cind is more
structure-dependent and mainly depends on four variables:
the number of layer p, penetration ratio 4, layer insulation
distance aiso, and winding to central limb distance a1, where
4 = di/δ, di is the bare diameter of conductor, δ is the
skin depth. In the following, three optimization methods are
presented and summarized in Fig. 10. They are to minimize the
core/shield-related capacitance CcwT in a1 domain, winding
capacitance Cind in (a1, aiso) domain, and Cind in (a1, aiso,
p, 4) domain, respectively.
The first optimization focus on the winding position. Gener-
ally, there is no air space between layers except the insulation
tape, as the case in Fig. 10(a). The right side endpoint of a1
is also close to the bobbin radius rb2, meaning wrapping the
winding on the bobbin directly. However, a careful selection
of a1 is helpful to reduce the core-related capacitance CcwT,
as shown in Fig. 10(b). If p, 4, and aiso are fixed, the center
limb capacitance Ccw1 decreases with the increase of a1, the
side limb capacitance Ccw2 increases with a1, and the yoke
capacitance Ccw3 keeps stable. So CcwT is a function of a1:
CcwT = f1(a1). An optimal a1 is derived and leads to a
minimum CcwT:
a1opt =
k2(k1 − de/2) + 2dekcw2εcw2r1rb3
k2 − 4kcw2εcw2r1rb3
− 2k1
√
kcw2εcw2r1rb3k2
k2 − 4kcw2εcw2r1rb3
,
(20)
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with:
k1 =aw − (p− 1)aiso + de,
k2 =πrb2kcw1εcw1(r1 + r4),
(21)
where the relevant parameters are defined in Fig. 2 and 10,
aw = a1+a2+(p−1)aiso is the total layer to layer and layer to
core insulation distance in horizontal direction. Fig. 11(a) gives
a verification of the above optimization formula, where p = 7
and4 = 0.2. The other winding restrictions are the same as in
the case given in Table I. A comparison between the iteration
result (filled circle) and analytical result with (20) (hollow
circle) shows an insignificant difference under different aiso
conditions, considering the error introduced by the iteration
step and the estimation of εcw1, εcw2. Besides, a proper a1
keeps the winding away from the air gap of the core, which
helps reducing the additional ac resistance due to the fringing
effect [43, 44].
The second optimization assumes fixed p and 4, and the
core-related capacitance Ccw is the function of a1 and aiso:
Ccw = f3(a1, aiso). The winding capacitance changes with
aiso: CwwT = f2(aiso), as shown in Fig. 10(c). By combining
f2 and f3, the total stray capacitance Cind becomes a function
of a1 and aiso:
Cind = f4(a1, aiso). (22)
The optimal (a1, aiso) for a minimum Cind is obtained by
solving (22) as a two-variable optimization problem:
aisoopt =
k3aw
k3(p− 1) + pk4(1 + k3)
, (23)
a1opt =
pk4aw
k3(p− 1) + pk4(1 + k3)
, (24)
where:
k3 =
√
4kcw2εcw2rb3r1
πkcw1εcw1rb2(r1 + r4)
,
k4 =
√
2kcw2εcw2rb3r1hc
πβεwwhw(r1 + r4)2
.
(25)
The detailed derivations of (20), (23) and (24) are given in
Appendix C and D. With a1opt and aisoopt in (23) and (24),
an analytical solution of the minimum Cind can be obtained, as
illustrated in Fig. 11(b), where p = 7 and 4 = 0.2. The other
constructions are the same as these given in Table I. Compared
with the iteration result, the analytical (a1opt, aisoopt) point
ignores the conductor diameter de and the slight change of
Ccw3, and estimates εcw1, εcw2, εcw3 and other structural
parameters. In the meanwhile, the accuracy is not affected too
much.
The third optimization is the full optimization of all four
parameters (p, 4, a1opt, aisoopt) , as shown in Fig. 10(d).
The core window width and height restrictions are:
rb3 − rb2 > pdi + (p− 1)aiso, (26)
(a) Sub-optimization of Ccw with a1, the iteration minimum result is marked
with the dark filled circle, and the analytical calculated result with (20) is
marked with the hollow circle.
Iteration
Analytical
(b) Sub-optimization of Cind versus a1 and aiso, the iteration minimum
result is marked with a dark filled circle, and the analytical calculation result
with (23) and (24) is marked with a hollow circle.
Fig. 11. Verification of the two sub-optimizations of the core-related capac-
itance Ccw and total capacitance Cind.
hb2 > tdi + (t− 1)hiso, (27)
where the relevant parameters are defined in Fig. 2. Firstly, the
(a1opt, aisoopt) in each (p,4) case is obtained with the second
optimization method. The sub-opt of Cind in each (p, 4)
case is acquired. The four dimensional optimization problem
is simplified as a two-dimensional one. Secondly, plot all
possible groups of (p, 4) in the two-dimensional design map.
The global minimum capacitance point is therefore obtained
with the width and heigh restriction (26,27), as illustrated in
Fig. 12.
C. Pareto Optimization Considering Ac Resistance and Para-
sitic Capacitance
An overall winding design flow considering the ac resistance
and capacitance is performed through the Pareto optimization,
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Fig. 12. Full optimization of Cind in terms of a1, aiso, p, and4 with design
map. The width and height restrictions are with (26) and (27), respectively.
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Fig. 13. Overall winding design with Pareto optimization of the ac resistance
and stray capacitance.
as shown in Fig. 13. This system uses a set of parameters to
evaluate multiple performance factors of an inductor, e.g., the
ac resistance and stray capacitance. The Pareto optimization
is used to find a set of conditions where there is no alternative
condition to improve one parameter without reducing the
performance of any other parameters [45].
The winding design procedure is usually followed after the
core design, so the input parameters (e.g., core and bobbin
Vin Vout
HV side LV side
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Q4Q2
Q5 Q7
Q6 Q8
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iH iL
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Cind
Fig. 14. The topology of a dual active bridge (DAB) converter with the
equivalent circuit of the series inductor in gray shadow.
TABLE II
WINDING DESIGN INPUTS
Parameters Value Units
Core type ETD 44/22/15
Core material N87
Bobbin type B66366
Number of turns p 12
Number of strands kstr 90
Distance restrictions, minimum torrence value:
Layer insulation aiso 0.074 mm
Winding to central limb a1 1.4 mm
Winding to side limb a2 1.4 mm
Turn-to-turn insulation hiso 0.074 mm
Winding to bottom yoke h1 1.4 mm
Winding to top yoke h2 1.4 mm
restrictions) and the number of turns N are known. By pre-
defined minimum insulation distances such as aiso, a1 and
a2, an optimal ac resistance is obtained in the ac resistance
map. Meanwhile, the capacitance design has four variables,
i.e., p, 4, aiso and a1. With the sub-optimization of Cind,
it is simplified to the 2D optimization. Further, with full
optimization of Cind in the capacitance design map, the
minimum capacitance point is found. Finally, a global winding
optimization is performed by combining the results of the
corresponding points in both ac resistance and capacitance
maps.
VI. OPTIMAL WINDING DESIGN: A CASE STUDY FOR THE
SERIES INDUCTOR IN A DUAL ACTIVE BRIDGE
CONVERTER
The parasitic parameters of magnetic components have a
significant impact on the performance of power electronics
converters [1, 46–48]. A dual active bridge converter (DAB)
prototype is adopted as an application case to verify the
proposed capacitance model as well as the winding design
method. The topology of the DAB converter is in Fig. 14. Two
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Transformer
Inductor
HV Bridge
LV Bridge
(c) Sampling and control board.
(b) One channel of power board.
(a) The power board of a two channel dual active bridge converter prototype.
Fig. 15. Inductors placed in a 100 kHz dual active bridge (DAB) converter prototype. The power board is with two channels of DAB, and only one channel
is used in the experiment.
TABLE III
WINDING DESIGN OUTPUTS AFTER OPTIMIZATION
Parameters Value Units
Number of layers p 1
Turns in one layer t 12
Winding diameter di output 0.15 mm
Winding diameter di chose 0.10 mm
Layer insulation distance aiso 0 mm
Winding to central limb distance a1 3.9 mm
Winding resistance Rac @ 100 kHz 12.6 mΩ
Total Capacitance C 1.4 pF
100-kHz inductors are fabricated, measured, and implemented
in the DAB converter prototype (c.f. Fig. 15).
The core, bobbin, winding, and distance restrictions as the
design input are in Table II. In the design procedure, the
relationship between Cind and Rac is plotted in Fig. 16 and the
Pareto front is represented by the full black line. All the points
on the Pareto front are with the p = 1 situation. The slope of
the front is not large, so the capacitance of the point at the
right and left side of the front are all in an acceptable range.
However, the ac resistance of the left side point is reduced
dramatically, and it is chosen as the design point. The final
design output is illustrated in Table III.
The self-capacitance of Litz wire is not considered [49]. A
design with the same core, bobbin but larger strand diameter
Litz (6 × 15 × 0.2 mm) is also presented for comparison.
The detail of winding configurations are illustrated in Fig. 17.
The designed inductor has a total measured capacitance of
1.9 pF, while the compared one has a value of 80.8 pF.
The increase of the capacitance is due to the decrease of
winding and core distance a1, the compact wrapping of the
winding (decrease of aiso), and the large facing area which is
caused by the vertically parallel wrapping of six Litz wires.
Those situations are common in some applications and should
Pareto frontDesign point
  p = 4
  p = 3 
  p = 2 
  p = 1 
Cind increasesCind decreases
Fig. 16. Pareto optimization of the ac resistance and total capacitance. The
dotted line ties all the design points of the minimum capacitance with the
same number of layer p. The Pareto front is with the full line and is part of
the p = 1 line. The smallest capacitance design point is with the largest ac
resistance and locates on the right side of the Pareto front. However, the left
side point of the Pareto front is chosen as the design point, after a trade-off
between the stray capacitance and ac resistance.
be avoided in order to decrease the capacitance. Without
magnetic cores, the measured ac resistances (at 100 kHz)
of the optimized and compared inductors are 40.2 mΩ and
43.6 mΩ, respectively. When magnetic cores are inserted,
their resistances are measured as 79.4 mΩ and 169.6 mΩ,
respectively. The ac resistance of both inductors without the
core is very close. However, after assembling the same core,
the winding of the compared one is closer to the air gap and
the fringing field, and the ac resistance increases dramatically.
The inductors are placed on the high-voltage (HV) side of
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Compared inductor(a) (b)
Core Bobbin
 a1  dw  a2
1 turn
3
 tu
rn
/la
y
er
4 layers
Litz, 15×0.2 mm 
 a1  dw  a2
1
2
 tu
rn
/ la
y
er
1 layer
Twisted Litz bundle, 
6× 
Litz, 15×0.1 mm 
Paralleled 6 Litz wires
Optimized Inductor
Fig. 17. Winding configurations of the optimized and the compared inductor.
The optimum design twists six bundle of 15 strands 0.1 mm Litz wire together,
which is 90 strands of 0.1 mm Litz wire. The compared one uses 6 bundles 15
strands 0.2 mm wires in parallel, and wraps directly on the bobbin, meaning
a1 = rb2− r1. The number of layers p = 4 and the layer insulation distance
aiso = 0.11 mm.
the DAB, as in Fig. 15(b). The experimental results when the
primary and secondary voltages are matched and unmatched
with the transformer are shown in Fig. 18(a) and Fig. 18(b),
respectively. vAB, vCD and iL are HV and low-voltage (LV)
side voltages and HV side current of the optimized inductor,
respectively. iL,c is HV side current of the compared inductor.
Both cases have the same input voltage of 302.5V, but the
output voltages are different. In the matched operation point,
the optimum one has a measured total system efficiency of
97.0%, whereas the comparative inductor only achieves the
efficiency of 96.8%. In the unmatched operation point, it is
97.4% for the optimum one and 97.2% for compared one.
The difference between the ac resistance of two inductors
is 90.2 mΩ, leading to a 0.7W ac resistive loss reduction
for the optimum inductor in the match operation point. The
DAB system loss with the optimum and compared inductor is
24.6W and 23.4W, respectively. Compared with the compared
inductor, a 1.2W loss reduction is achieved for the optimal one.
The 0.5W difference between the total loss and ac resistive
loss reduction results from the reduced stray capacitance.
It is seen from Fig. 18(a) that the current ringing in the
optimized inductor is reduced significantly. The current RMS
value during the switching period decreases, which decreases
the loss on both active devices (power semiconductors) and
passive components (inductors, transformers, capacitors, etc.)
in the circuit [1, 2]. Therefore, the decrease of capacitance
contributes to the efficiency increase.
Finally, with different application scenarios, the full version
of the optimization procedure in Fig. 13 can be adapted
accordingly. Normally, the resonance frequency between the
stray capacitance and inductance locates well beyond a few
hundred kHz. For inductors operating at low frequencies, e.g.,
low-pass filters, the optimization of stray capacitance is not
of much significance. For inductors used in above hundred
kHz applications, e.g., high-frequency power electronic con-
verters, radio frequency power amplifiers, EMC filters, the
 vAB
 vCD
 iL  iL,c
 iL
 iL,c
 vAB
 vCD
(a) The primary and secondary voltages are matched with the transformer.
 vAB
 vCD
 iL  iL,c
 iL
 iL,c
 vAB
 vCD
(b) The primary and secondary voltages are unmatched with the transformer.
Fig. 18. The experimental waveform when the primary and secondary voltages
are matched and unmatched with the transformer, with a zoomed view below
each.
consideration of resonance becomes necessary. The parasitic
capacitance may change the resonant frequency and generate
an adverse effect on the performance of converters. Besides,
the fast switching behavior of wide-band-gap semiconductor
devices may be impaired by the stray capacitance. It causes
current ringing and is independent of the switching frequency
and topology. For those applications the consideration of the
stray capacitance is essential.
In the study case of this paper, the resonant frequencies
of the optimized and compared inductors are 19.0 MHz
and 2.9 MHz, respectively, which are far beyond the 100
kHz switching frequency of the DAB converter. However,
the switching time of Si MOSFETs is normally within a
IEEE TRANSACTIONS ON POWER ELECTRONICS
few tens of ns, which corresponds to a few tens of MHz.
Therefore, during such a high-frequency switching process,
the inductor may perform as a capacitive element, which
significantly deteriorates the switching behavior and increases
system losses.
VII. CONCLUSIONS
A closed-form equation of the stray capacitance of inductors
is derived considering the core/shield-related capacitance. All
parts of the core/shield-related capacitance, i.e., the central
limb, side limb, and yoke capacitance, are included. The po-
tential of the floating core/shield is derived analytically, which
makes the model applicable for the core/shield regardless of
being grounded or not. Six prototypes are built, and the finite
element method (FEM) simulation and experimental results
verify the proposed model and analysis. As a rule of thumb, the
core/shield-related capacitance should be taken into account
for inductors with a single layer winding, or a shield, or when
the winding width exceeds 50% of the window width of ETD
and P cores. An analytical stray capacitance optimization is
proposed, enabling the winding optimization considering both
the ac resistance and stray capacitance. An inductor winding
design case for a dual active bridge converter is presented.
The proposed optimization procedure results in a 2.4% of
stray capacitance compared to a reference design, yielding
a smaller current ringing and 0.2% converter-level efficiency
improvement.
APPENDIX A
DERIVATION OF THE CORE-RELATED COEFFICIENTS
In a parallel plate model, assuming the voltage difference
between the two plates is constant, the inherent capacitance
Cx is calculated with (2). If a linear potential distribution is
assumed along the two plates, the voltage difference at one
side is UD1 and at the other side is UD2, the total system
energy is [7]:
W =
Cx
6
(U2D1 + UD1UD2 + U
2
D2). (A.1)
Assume a linear voltage distribution along the winding
and core, the voltage difference between them are given
in Fig. 3(a). Following (A.1), the energy stored by Ccw1,
Ccw2, and Ccw3 are expressed as W1, W1, and W3 with
(A.2)(A.3)(A.4)(A.5), respectively. They are at the bottom of
the page. (A.5) is based on the voltage distribution of the
winding ended with the different direction, as is illustrated by
the gray letter in Fig. 3(a).
On the other hand, the total energy is expressed as the core-
related capacitance CcwT:
WcwT =
CcwT
2
(pUt)
2. (A.6)
Equaling Wcw = W1 + W2 + W3 and comparing the factors
of Ccw1 to Ccw3, (11) is obtained.
APPENDIX B
DERIVATION OF THE POTENTIAL OF THE CORE/ SHIELD
The electrical field problem of the winding and core system
is mapped to the electrical circuit problem, as is illustrated in
Fig. 4(a). The voltage potential of the conductors are known,
the voltage distribution between the first turn U1 and the last
turn in the first layer UT is:
Uy = U1 + (UT − U1)
y
hw
, (B.1)
where y is the distance from the first turn, hw is the winding
height. The capacitance between the winding and central limb
at y is:
Cy = αcw1 · ε0εcw1
2πrcw1dy
dcw1
. (B.2)
Neglecting the current contribution of adjacent layers, the
current through the first layer to the central limb is:
i1 =
∫ hw
0
(Uy − Uc)Cy =
U1 + UT − 2Uc
2
Ccw1. (B.3)
i2, i31, and i32 are derived in the same way:
W1 = Ccw1
U2d + Ud(Ud + Ut) + (Ud + Ut)
2
6
, (A.2)
W2 =Ccw2
[Ud + (p− 1)Ut]
2
+ (Ud + pUt)
2
+ [Ud + (p− 1)Ut](Ud + pUt)
6
, (A.3)
W3 =Ccw3
U2d + Ud[Ud + (p− 1)Ut] + [Ud + (p− 1)Ut]
2
+ (Ud + Ut)
2
+ (Ud + pUt)
2
+ (Ud + Ut)(Ud + pUt)
6
, (A.4)
or
W3 =Ccw3
U2d + Ud(Ud + pUt) + (Ud + pUt)
2
+ (Ud + Ut)
2
+ [Ud + (p− 1)Ut]
2
+ (Ud + Ut)[Ud + (p− 1)Ut]
6
, (A.5)
i2 =
U1 + pUt + U1 + (p− 1)Ut − 2Uc
2
Ccw2,
i31 =
U1 + U1 + (p− 1)Ut − 2Uc
2
Ccw3,
i32 =
UT + U1 + pUt − 2Uc
2
Ccw3.
(B.4)
With Kirchhoff’s Current Law:
i1 + i2 + i31 + i32 = 0, (B.5)
the potential of the core Uc is:
Uc = U1 +
Ccw1 + (2p− 1)Ccw2 + 2pCcw3
2Ccw1 + 2Ccw2 + 4Ccw3
Ut. (B.6)
kU is obtained by the definition:
kU =
Ud
Ut
=
U1 − Uc
Ut
=− Ccw1 + (2p− 1)Ccw2 + 2pCcw3
2Ccw1 + 2Ccw2 + 4Ccw3
.
(B.7)
i31 and i32 can exchange according to the gray voltage
distribution in Fig. 3(a), and the final results do not change.
APPENDIX C
SUB-OPTIMIZATION OF THE CORE-RELATED CAPACITANCE
With the parallel plate model and following the five steps
in Fig. 2, the core-related capacitance is expressed by:
CcwT =kcw1 · Ccw1 + kcw2 · Ccw2 + kcw3 · Ccw3
=kcw1ε0εcw1
2πhc(r1 + dcw1/2)
dcw1
+
4r1kcw2
π(r1 + r4)
· ε0εcw2
2πhc(r3 + dcw2/2)
dcw2
+ kcw3ε0εcw3
4r1(r3 − r2)
(hc − hw)/2 + de/2
.
(C.1)
rb2 and rb3 are used to approximate the equivalent mean
radius for Ccw1 and Ccw2, respectively. Ccw3 is a constant
and independent on a1. With the parameter definition in Fig.
2 and 10, substituting a1 = r2−r1, aw = a1 +a2 +(p−1)aiso
and a2 = r4 − r3 into (C.1), CcwT is a function of a1:
CcwT ≈ fapx1(a1)
= kcw1ε0εcw1
2πhcrb2
a1 + de/2
+ kcw2 ·
4r1ε0εcw2
π(r1 + r4)
· 2πhcrb3
aw − a1 − (p− 1)aiso + de/2
+ kcw3 · Ccw3,
(C.2)
a1opt is obtained by solving
dfapx1
da1
= 0:
a1opt =
k2(k1 − de/2) + 2dekcw2εcw2r1rb3
k2 − 4kcw2εcw2r1rb3
,
± 2k1
√
kcw2εcw2r1rb3k2
k2 − 4kcw2εcw2r1rb3
,
(C.3)
with:
k1 =aw − (p− 1)aiso + de,
k2 =πrb2kcw1εcw1(r1 + r4).
(C.4)
Usually, the solution with symbol ’−’ in front of
2k1
√
kcw2εcw2r1rb3k2 is taken, since another solution leads
to a negative aiso.
APPENDIX D
SUB-OPTIMIZATION OF THE TOTAL CAPACITANCE
The equivalent mean radius rww, winding height hww, and
effective layer distance dww are approximated by:
rww ≈ 1/2(r1 + r4), hww ≈ hw, and dww ≈ aiso,
(D.1)
respectively, as illustrated in Fig. 2 and 10. The full formation
of the winding capacitance is:
CwwT ≈ β · (p− 1)(
2
p
)2 · ε0εww
2πhw · 1/2 · (r1 + r4)
aiso
.
(D.2)
Adding the core-related capacitance (C.2) together and elimi-
nating de term, the total capacitance is a two-variable function
of (a1, aiso) in (22): Cind = f4(a1, aiso). Ccw3 is regarded
as a constant with the variation of a1 and aiso. The partial
derivatives of Cind with respect to a1 and aiso are expressed
as (D.3) and (D.4). They are at the top of the next page. By
simplifying the equations using restrictions:
a2 = aw − a1 − (p− 1)aiso > 0, (D.5)
aw is obtained as:
aw = (1 + k1)a1 + (p− 1)aiso, (D.6)
aw = a1 + (p− 1 + pk2)aiso, (D.7)
with:
k3 =
√
4kcw2εcw2rb3r1
πkcw1εcw1rb2(r1 + r4)
,
k4 =
√
2kcw2εcw2rb3r1hc
πβεwwhw(r1 + r4)2
.
(D.8)
By solving (D.6) and (D.7), the stationary point is derived as:
aisoopt =
k3aw
k3(p− 1) + pk4(1 + k3)
, (D.9)
a1opt =
pk4aw
k3(p− 1) + pk4(1 + k3)
. (D.10)
Solving the second derivatives for f4 leads to:
f4a1a1f4aisoaiso − f24a1aiso > 0 and f4a1 > 0. Therefore,
Cind has a minimum in (aisoopt, a1opt).
f4a1 =− 2
ε0kcw1εcw1πhcrb2
a12
+ 8
ε0kcw2εcw2πhcrb3r1
(aw − a1 − (p− 1)aiso)2(πr1 + πr4)
= 0, (D.3)
f4aiso =4β
ε0εwwπhw · 1/2 · (r1 + r4)(2p− 2)
aiso2p2
+ 8kcw2
ε0εcw2πhcrb3r1(1− p)
(aw − a1 − (p− 1)aiso)2(πr1 + πr4)
= 0. (D.4)
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